CVE-2026-23554

The Intel EPT paging code uses an optimization to defer flushing of any cached EPT state until the p2m lock is dropped, so that multiple modifications done under the same locked region only issue a single flush. Freeing of paging structures however is not deferred until the flushing is done, and can result in freed pages transiently being present in cached state. Such stale entries can point to memory ranges not owned by the guest, thus allowing access to unintended memory regions.
References
Link Resource
https://xenbits.xenproject.org/xsa/advisory-480.html Patch Vendor Advisory
http://www.openwall.com/lists/oss-security/2026/03/17/6 Mailing List Patch Third Party Advisory
http://xenbits.xen.org/xsa/advisory-480.html Patch Vendor Advisory
Configurations

Configuration 1 (hide)

cpe:2.3:o:xen:xen:*:*:*:*:*:*:x86:*

History

No history.

Information

Published : 2026-03-23 07:16

Updated : 2026-06-17 10:21


NVD link : CVE-2026-23554

Mitre link : CVE-2026-23554

CVE.ORG link : CVE-2026-23554


JSON object : View

Products Affected

xen

  • xen
CWE
CWE-367

Time-of-check Time-of-use (TOCTOU) Race Condition